【PDF教程】电子元器件选型规范教程

lsx0512

11，希望能有收获
6 }' Z) Y2 Y/ j4 {$ g* ^3 G+ N5 V

liuliang1987

66666666666
  x; C0 n3 |! F8 v

Bennet

.............
  i* h$ z9 e' x4 ^- G' }4 r. j

Ruolin

厉害厉害👍厉害
. W8 z+ n8 W; }0 `7 ~. d

fanyijiaoyu2023

yummy 发表于 2021-10-13 14:01
1111

4 {1 X" T+ R- L* m( F" F666666666666666
0 F8 _' `/ b- Q8 `4 m* G: B

xg025

66666666666666666
! W1 z/ ~& |$ Q) s% z1 z) g

肖红军

This application note is intended to provide recommendations concerning incorporation of circuit
; ~$ K' a* c+ O+ I0 ~( \( Aprotection devices and PCB layout guidelines to enhance an application's immunity in electrically noisy
: E$ C$ B3 N- S+ u8 V3 p6 Uenvironments and survivability of EMI, EMC, EFT, and ESD events as described in the International
Electrotechnical Commission (IEC) standards: IEC 61000-4-2, IEC 61000-4-4, and IEC 61000-4-5.
We will begin with:
4 o8 a7 U9 R! M- Y1 f1. A brief review of EMI, EFT, and ESD specifications.
( k! S" E: u1 l* g9 r+ Q2. Key ESD protection device specifications definitions.
8 c; h% V7 Q) b9 Q- |) B: D; ^3. A quick summary of EMI, EFT, and ESD protection strategies.
1 ~3 W- g2 U; @, V% ~% ?4. Capacitor filter selection and characteristics.
5. PCB Hardware design best practices and layout considerations checklists:
& B" M! O" v3 v3 e. J– Standard PCB design/layout practices
( H) p+ R! w( ?) M6 L/ r– Special Ethernet layout considerations
5 I- t5 _; |, r- `5 [– Special DDR Layout considerations
6. Software protection techniques.
* I! k) R1 k1 }7. Microcontroller reference circuit schematics with protection examples:
; o  w! ]4 e8 G– RS-232
) z- W: s! v! X2 f3 R3 x2 @3 {– USB
– CAN FD and LIN
1 M# m! X8 U/ U) G6 ?( B– Ethernet
– Audio and mechanical switches
+ @# H8 L5 |% k5 ~0 J  l– LCD
# `4 Z% B  |" c+ s! T, J– Power supplies
– Reset and ICSP programming interface
– SD memory card
& g3 o, @$ o0 m' ]– I2C
Reference Designs Note:
Cost pressure is a constant consideration in any design. All of the circuit components in support of the
CPU were selected based on the lowest cost and availability, which met the threat protection
requirements. A user should carefully consider any substitutions. It is also highly recommended that the
user consider designing in the protection elements in their layout, and then depopulate with zero ohm
resistors as they think necessary, based on ESD, EMI, and EFT prototype board testing. This will save
8 m6 a% i: C1 }4 a$ u. ^: y6 G( ?significant board redesign time to market in the final product.

路途前

谢谢楼主分享

笨鸟

6666666666666666

欸嘿呀

啊啊啊啊啊啊啊啊啊啊啊啊
+ ?& _7 A$ H1 p7 m& \, b
% ]8 Q+ {/ @* M; `& X