|
发表于 2023-6-28 11:11:32
|
显示全部楼层
This application note is intended to provide recommendations concerning incorporation of circuit8 K" r0 _8 I' j% B; C
protection devices and PCB layout guidelines to enhance an application's immunity in electrically noisy% |0 q& o/ q# K z$ k2 i5 L/ }, ~+ w
environments and survivability of EMI, EMC, EFT, and ESD events as described in the International
8 m4 T4 {% f2 K7 |6 v; AElectrotechnical Commission (IEC) standards: IEC 61000-4-2, IEC 61000-4-4, and IEC 61000-4-5.
" Z5 K( p. R0 b; j9 {4 tWe will begin with:6 H+ I# i2 c1 W' h* j6 {+ `, j+ W- d
1. A brief review of EMI, EFT, and ESD specifications.: C& x' Q$ X$ ?% q" V
2. Key ESD protection device specifications definitions.
$ {/ d/ k" P, n+ c( p3. A quick summary of EMI, EFT, and ESD protection strategies.
% g; u/ B) v9 a( _# T4. Capacitor filter selection and characteristics., a6 c# Q5 {& U0 o% W# U6 t. I
5. PCB Hardware design best practices and layout considerations checklists:/ K7 e# h0 G" S4 ` Q/ `
– Standard PCB design/layout practices- E% F/ _- Y) f( i# F; r
– Special Ethernet layout considerations
( F5 |; M# }0 ^" q– Special DDR Layout considerations: z0 `% w* ~6 c# l0 m$ m
6. Software protection techniques.+ M' N) e0 ~0 T; I7 b$ }7 v) m. `+ ?
7. Microcontroller reference circuit schematics with protection examples:
* A* Y; ^( ^# \* P; q' W3 s2 U) g– RS-232
2 s: B' ~: b. `5 n7 Z3 _# n. y. m% ^– USB
2 ]# g5 y! O& y* m. m5 N0 L– CAN FD and LIN0 {. v) _: l! B8 x1 `$ C3 m7 r
– Ethernet
9 g! ^ B8 ]9 B0 c– Audio and mechanical switches8 k9 w2 R+ F) L* H1 ]3 D
– LCD
1 v7 c/ W( n- `. |– Power supplies$ h. q/ H. t$ C! h7 }: Z
– Reset and ICSP programming interface
6 Y% R. H: V7 }( M9 ?! o3 e0 s# Y ?– SD memory card
$ ]' ~' C2 } T/ b– I2C
+ h5 D' M" [1 c7 _2 v; ~Reference Designs Note:
0 l* I$ g# @3 vCost pressure is a constant consideration in any design. All of the circuit components in support of the
4 I( c/ V* w3 Y' \- E- N2 wCPU were selected based on the lowest cost and availability, which met the threat protection2 n9 `' {6 G3 t8 u& h% ~( @1 J. p
requirements. A user should carefully consider any substitutions. It is also highly recommended that the$ C6 @, d- e2 Z% l
user consider designing in the protection elements in their layout, and then depopulate with zero ohm
# a) ^% R( V( H* H# l* u! rresistors as they think necessary, based on ESD, EMI, and EFT prototype board testing. This will save
2 Y; Z" R9 G$ msignificant board redesign time to market in the final product. |
|