|
软件是ISE14.7,芯片是XC3S50' v* ~7 ~' W9 Z [9 c. Q! Z
ChipScope生成cdc文件的时候都没有问题
! `" s. L# E+ c! o
6 _5 f$ \$ Z% T" |, i但是在加载bit文件的时候出现如下错误:
% F' D1 s6 k4 o! I6 B
_& g5 v; E8 Z/ QCOMMAND: open_cable$ a' h- n6 `( i
INFO: Started ChipScope host (localhost:50001)
6 J ^3 G. X' k+ R, RINFO: Successfully opened connection to server: localhost:50001 (localhost/127.0.0.1)1 V B5 V% S- {8 [7 i M
INFO: Trying to open Xilinx Platform USB Cable on port USB2
& I" ^0 U( H& {* OINFO: Successfully opened Xilinx Platform USB Cable
' I* L/ M- I* n1 DINFO: Cable: Platform Cable USB II, Port: USB21, Speed: 3 MHz
% E( @( R& J7 ^% j8 lINFO: Found 0 Core Units in the JTAG device Chain.
o* c z* \: t8 ^INFO: If cores were expected to be found, see Answer Record 19337.6 `8 U' Z) c. H; c
COMMAND: configure 1 "D:\FPGA\Timing_chipscope\main.bit" 0 import_inserter_cdc "D:\FPGA\Timing_chipscope\" "chipscopewave.cdc" doAuto
" n, W! I8 y8 u$ _5 [7 X. L# UERROR: Configuration failed.* |0 B9 g0 \, |9 n1 A1 R
INFO: DEV:1 MyDevice1 (XC3S50) is not configured
) ?+ f2 \8 N. sCOMMAND: import_inserter_cdc "D:\FPGA\Timing_chipscope\" "chipscopewave.cdc" 1 DoAuto2 Y2 G. |2 j: M5 Y' K! t1 U& X. ~
7 d9 y! G) a' i& h8 G2 Fps:下载线是正常的,试过了没问题
7 C7 M- d% \) \7 A0 U" w3 F请问是什么原因?
" d9 U1 v: |0 g" O该如何解决?9 `3 B5 g9 d7 N
谢谢!
0 }; x. P# ]+ D3 j2 j& v |
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?立即注册
x
|